崛智科技 | 新竹 | Design for Efficiency | DFE | Process & Design Co-optimization

軟硬體研發設計 | near-Vt | EDA

崛智科技 | 新竹 | Design for Efficiency | DFE | Process & Design Co-optimization

1 / 3

產品服務

IC Design Service

Near-VT timing sign-off recipe
Timing re-K
In-house tools

IP Design

Near-VT Std. Cell
Low-power SRAM
Power management
Process monitor

AI Software / Hardware

Modeling/Training
Compression and optimization
Application software

Data Mining /
Data Analysis

Process diagnosis/tracking
Machine-learning framework
Process recipe optimization

合作夥伴

圖片 2
圖片 7
圖片 6
圖片 3

圖片 4
圖片 1
圖片 5
messageImage_1643341537208

messageImage_1643341561490

崛智科技 | 新竹 | Design for Efficiency | DFE | Process & Design Co-optimization

軟硬體研發設計 | near-Vt | EDA

崛智科技 | 新竹 | Design for Efficiency | DFE | Process & Design Co-optimization